Hi All,
The next release of the Firmware-A bundle of projects tagged v2.13 has an expected code freeze date of May, 2nd 2025.
In order to accommodate the Linaro connect event occurring during the week of May 12th we may extend the release completion date up until the week of May 26th.
v2.13 release preparation tasks start from now.
We want to ensure that planned feature patches for the release are submitted in good time for the review process to conclude.
As a kind recommendation and a matter of sharing CI resources, please launch CI jobs with care e.g.:
-For simple platform, docs changes, or one liners, use Allow-CI+1 label (no need for a full Allow-CI+2 run).
-For large patch stacks use Allow-CI+2 at top of the patch stack (and if required few individual Allow+CI+1 labels in the middle of the patch stack).
-Carefully analyze results and fix the change if required, before launching new jobs on the same change.
-If after issuing a Allow-CI+1 or Allow-CI+2 label a Build start notice is not added as a gerrit comment on the patch right away please be patient as under heavy load CI jobs can be queued and in extreme conditions it can be over an hour before the Build start notice is issued. Issuing another Allow-CI+1 or Allow-CI+2 label will just result in an additional job being queued.
Regards,
Olivier.
Hi,
For some reason the invite disappeared from the shared trustedfirmware.org calendar but this message is to state there is no TF-A tech forum planned tomorrow May 1st due to lack of topics.
Thanks & Regards,
Olivier.
Hi All,
We currently have TF-A/OP-TEE support for a platform (ADSP-SC598,
arm cortex A55) in our forked repositories and would like to upstream
our past efforts to align better with newer developments within the projects.
As per the contributor's guide for TF-A, it mentions that it might be a good
idea to start a discussion regarding the same prior to submission of a patch
series.
Currently, the plan is for the initial patch series to support BL31 followed by
another patch series adding support for PSCI. The overarching idea being that
BOOTROM passes control to u-boot SPL, which configures required peripherals
and loads us into TF-A, then proceeding to load OP-TEE, followed by full
uboot/linux.
Please let me know your thoughts/concerns and if I should be proceeding
with the patch series submission.
Regards,
Utsav Agarwal
Hi,
Please find the latest report on new defect(s) introduced to ARM-software/arm-trusted-firmware found with Coverity Scan.
2 new defect(s) introduced to ARM-software/arm-trusted-firmware found with Coverity Scan.
New defect(s) Reported-by: Coverity Scan
Showing 2 of 2 defect(s)
** CID 463142: Memory - illegal accesses (INTEGER_OVERFLOW)
/services/std_svc/sdei/sdei_event.c: 79 in get_event_entry_target_pe()
________________________________________________________________________________________________________
*** CID 463142: Memory - illegal accesses (INTEGER_OVERFLOW)
/services/std_svc/sdei/sdei_event.c: 79 in get_event_entry_target_pe()
73 */
74 idx = mapsub;
75
76 /* Base of private mappings for this CPU */
77 base_idx = (unsigned int) plat_core_pos_by_mpidr(target_pe);
78 base_idx *= nm;
>>> CID 463142: Memory - illegal accesses (INTEGER_OVERFLOW)
>>> "base_idx", which might have underflowed, is passed to "sdei_private_event_table[base_idx]".
79 cpu_priv_base = &sdei_private_event_table[base_idx];
80 /*
81 * Return the address of the entry at the same index in the
82 * per-CPU event entry.
83 */
84 return &cpu_priv_base[idx];
** CID 463141: Memory - illegal accesses (NEGATIVE_RETURNS)
/services/std_svc/sdei/sdei_intr_mgmt.c: 64 in sdei_is_target_pe_masked()
________________________________________________________________________________________________________
*** CID 463141: Memory - illegal accesses (NEGATIVE_RETURNS)
/services/std_svc/sdei/sdei_intr_mgmt.c: 64 in sdei_is_target_pe_masked()
58
59 /* SDEI states for all cores in the system */
60 static sdei_cpu_state_t cpu_state[PLATFORM_CORE_COUNT];
61
62 bool sdei_is_target_pe_masked(uint64_t target_pe)
63 {
>>> CID 463141: Memory - illegal accesses (NEGATIVE_RETURNS)
>>> Using variable "plat_core_pos_by_mpidr(target_pe)" as an index to array "cpu_state".
64 const sdei_cpu_state_t *state = sdei_get_target_pe_state(target_pe);
65
66 return state->pe_masked;
67 }
68
69 int64_t sdei_pe_mask(void)
________________________________________________________________________________________________________
To view the defects in Coverity Scan visit, https://scan.coverity.com/projects/arm-software-arm-trusted-firmware?tab=ov…
I need Gerrit admin's help to delete my old Gerrit account. Who should I
contact?
--
Yu-Ping Wu | Software Engineer | yupingso(a)google.com | +886 937 057 080
Hi,
You must have noticed slowness or breakages with review.trustedfirmware.org or git.trustedfirmware.org during the week.
There are high and lows of network bandwidth usage affecting server availability.
The issue is being investigated but not yet 100% root caused.
Apologies for the frustration and inconvenience that this is causing.
Rest assured the team is on board to resolve this unfortunate situation.
Regards,
Olivier.
This event has been canceled.
TF-A Tech Forum
Thursday Apr 17, 2025 ⋅ 5pm – 6pm
Central European Time - Paris
We run an open technical forum call for anyone to participate and it is not
restricted to Trusted Firmware project members. It will operate under the
guidance of the TF TSC. Feel free to forward this invite to colleagues.
Invites are via the TF-A mailing list and also published on the Trusted
Firmware website. Details are here:
https://www.trustedfirmware.org/meetings/tf-a-technical-forum/Trusted
Firmware is inviting you to a scheduled Zoom meeting.Join Zoom
Meetinghttps://linaro-org.zoom.us/my/trustedfirmware?pwd=VktXcm5MNUUyVVM4R0k3ZUtvdU84QT09
One tap mobile+16465588656,,9159704974# US (New
York)+16699009128,,9159704974# US (San Jose)Dial by your location +1
646 558 8656 US (New York) +1 669 900 9128 US (San Jose) 877
853 5247 US Toll-free 888 788 0099 US Toll-freeMeeting ID: 915 970
4974Find your local number: https://zoom.us/u/ad27hc6t7h
Guests
tf-a(a)lists.trustedfirmware.org
~~//~~
Invitation from Google Calendar: https://calendar.google.com/calendar/
You are receiving this email because you are an attendee on the event.
Forwarding this invitation could allow any recipient to send a response to
the organizer, be added to the guest list, invite others regardless of
their own invitation status, or modify your RSVP.
Learn more https://support.google.com/calendar/answer/37135#forwarding
Hi,
Please find the latest report on new defect(s) introduced to ARM-software/arm-trusted-firmware found with Coverity Scan.
1 new defect(s) introduced to ARM-software/arm-trusted-firmware found with Coverity Scan.
New defect(s) Reported-by: Coverity Scan
Showing 1 of 1 defect(s)
** CID 461861: Code maintainability issues (UNUSED_VALUE)
/plat/ti/k3low/common/am62l_psci.c: 35 in am62l_pwr_domain_on()
________________________________________________________________________________________________________
*** CID 461861: Code maintainability issues (UNUSED_VALUE)
/plat/ti/k3low/common/am62l_psci.c: 35 in am62l_pwr_domain_on()
29 int32_t core, ret;
30 uint8_t proc_id;
31
32 core = plat_core_pos_by_mpidr(mpidr);
33 if (core < 0) {
34 ERROR("Could not get target core id: %d\n", core);
>>> CID 461861: Code maintainability issues (UNUSED_VALUE)
>>> Assigning value "-6" to "ret" here, but that stored value is overwritten before it can be used.
35 ret = PSCI_E_INTERN_FAIL;
36 }
37
38 proc_id = (uint8_t)(PLAT_PROC_START_ID + (uint32_t)core);
39
40 ret = ti_sci_proc_request(proc_id);
________________________________________________________________________________________________________
To view the defects in Coverity Scan visit, https://scan.coverity.com/projects/arm-software-arm-trusted-firmware?tab=ov…