Hi TF-TSC folks,

I was on vacation last week so not able to join the TSC last week. ST raised a question during the TF-M open forum today concerning the min number of MPU descriptors (= min mumber of regions) to be supported in the SoC especially for of level 3 isolation support. Furthermore, putting it in perspective with the "measurement" API introduced in the HAL proposal presented in the open forum, one can extend the question: Do you think the TF-M TSC shall issue some recommendation for the minimal Hw configuration required for different features ? Somehow, small profile memory footprint is also pointing in the direction. There was a positive feedback from Ken (Liu) during the open forum slot but it could make sense to have the TSC reviewing and approving such thing. What do you think ?

Regards,

Eric Finco

[Description: Description: Description: Description: Description: Description: Description: Description: Description: Description: Description: Description: Description: logo_big5] Eric FINCO | Tel: +33 (0)2 4402 7154 MDG | Technical Specialist

STMicroelectronics SA 9-11 rue Pierre-Felix Delarue | 72100 Le Mans | France

ST online: www.st.comhttp://www.st.com/ | Follow us on twitter: @st_worldhttp://twitter.com/#!/ST_World

This communication is confidential and intended solely for the addressee(s). If you are not the intended recipient, you should not review, retain, copy or distribute the e-mail itself or the information it contains. In such case, we kindly request you notify the sender by replying to this transmission and delete the message without disclosing it. Thank you!

P Please consider the environment before printing this e-mail