lists.trustedfirmware.org
Sign In
Sign Up
Sign In
Sign Up
Manage this list
×
Keyboard Shortcuts
Thread View
j
: Next unread message
k
: Previous unread message
j a
: Jump to all threads
j l
: Jump to MailingList overview
2024
May
April
March
February
January
2023
December
November
October
September
August
July
June
May
April
March
February
January
2022
December
November
October
September
August
July
June
May
April
March
February
January
2021
December
November
October
September
August
July
June
May
April
March
February
January
2020
December
November
List overview
Download
TF-M-ci-notifications
May 2024
----- 2024 -----
May 2024
April 2024
March 2024
February 2024
January 2024
----- 2023 -----
December 2023
November 2023
October 2023
September 2023
August 2023
July 2023
June 2023
May 2023
April 2023
March 2023
February 2023
January 2023
----- 2022 -----
December 2022
November 2022
October 2022
September 2022
August 2022
July 2022
June 2022
May 2022
April 2022
March 2022
February 2022
January 2022
----- 2021 -----
December 2021
November 2021
October 2021
September 2021
August 2021
July 2021
June 2021
May 2021
April 2021
March 2021
February 2021
January 2021
----- 2020 -----
December 2020
November 2020
tf-m-ci-notifications@lists.trustedfirmware.org
1 participants
26 discussions
Start a n
N
ew thread
Job tf-m-nightly test 1751 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1751/
Failed Jobs: MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456007
MUSCA_B1_GCC_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2456008
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456009
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456010
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456011
MUSCA_B1_GCC_2_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456012
MUSCA_B1_GCC_1_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456013
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2456014
MUSCA_B1_ARMCLANG_2_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2456015
MUSCA_B1_ARMCLANG_1_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456016
MUSCA_B1_ARMCLANG_3_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456017
MUSCA_B1_ARMCLANG_1_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2456018
MUSCA_B1_GCC_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2456019
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2456020
MUSCA_B1_ARMCLANG_3_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456021
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456022
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456023
MUSCA_B1_ARMCLANG_1_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456024
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456025
MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456026
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456027
MUSCA_B1_GCC_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2456028
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2456029
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456030
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456031
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456032
MUSCA_B1_ARMCLANG_3_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2456033
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2456034
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456035
MUSCA_B1_GCC_3_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2456036
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2456037
MUSCA_B1_ARMCLANG_2_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2456038
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456039
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456040
MUSCA_B1_GCC_1_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456041
MUSCA_B1_GCC_2_Debug_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456042
MUSCA_B1_ARMCLANG_1_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456043
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456044
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456045
MUSCA_B1_ARMCLANG_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2456046
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456048
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2456049
MUSCA_B1_ARMCLANG_2_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2456047
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2456050
MUSCA_B1_GCC_1_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2456051
MUSCA_B1_GCC_1_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2456052
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2456053
MUSCA_B1_GCC_1_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2456054
For detailed test results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1751/artifact/test_results.c…
14 hours, 56 minutes
1
0
0
0
Job tf-m-nightly build 1751 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1751/
Failed Jobs: MUSCA_S1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_IPC
http://ci.trustedfirmware.org/job/tf-m-build-config/1509017/
For detailed build results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1751/artifact/build_results.…
1 day, 2 hours
1
0
0
0
Job tf-m-nightly test 1750 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1750/
Failed Jobs: stm32h573i_dk_GCC_1_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2455390
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2455368
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455369
MUSCA_B1_ARMCLANG_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2455370
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455371
MUSCA_B1_ARMCLANG_1_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455372
MUSCA_B1_GCC_1_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2455373
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455374
MUSCA_B1_GCC_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2455375
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455376
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455377
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2455378
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455379
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2455380
MUSCA_B1_GCC_2_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2455381
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2455382
MUSCA_B1_GCC_2_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455383
MUSCA_B1_GCC_1_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455384
MUSCA_B1_GCC_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2455385
MUSCA_B1_GCC_1_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455386
MUSCA_B1_GCC_3_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455387
MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2455388
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455389
MUSCA_B1_ARMCLANG_3_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455391
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455392
MUSCA_B1_ARMCLANG_1_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2455393
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2455394
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455395
MUSCA_B1_GCC_1_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455396
MUSCA_B1_ARMCLANG_3_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2455397
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455398
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455399
MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455400
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455401
MUSCA_B1_GCC_2_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2455402
MUSCA_B1_GCC_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2455403
MUSCA_B1_GCC_2_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455404
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2455405
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2455406
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455407
MUSCA_B1_ARMCLANG_1_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455408
MUSCA_B1_ARMCLANG_2_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2455409
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_CC_DRIVER_PSA
https://tf.validation.linaro.org/scheduler/job/2455410
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455411
MUSCA_B1_ARMCLANG_1_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2455412
MUSCA_B1_GCC_1_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2455413
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2455414
MUSCA_B1_GCC_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2455415
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2455416
For detailed test results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1750/artifact/test_results.c…
1 day, 14 hours
1
0
0
0
Job tf-m-nightly build 1750 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1750/
Failed Jobs: CS300_AN552_GCC_2_RegBL2_RegS_RegNS_Release_BL2_FPON
http://ci.trustedfirmware.org/job/tf-m-build-config/1508210/
For detailed build results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1750/artifact/build_results.…
2 days, 2 hours
1
0
0
0
Job tf-m-nightly test 1749 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1749/
Failed Jobs: MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454759
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454760
MUSCA_B1_ARMCLANG_1_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454761
MUSCA_B1_ARMCLANG_3_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454763
MUSCA_B1_ARMCLANG_2_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454764
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454765
MUSCA_B1_GCC_2_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454766
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454767
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454768
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454769
MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454770
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454771
MUSCA_B1_ARMCLANG_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454772
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454773
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454774
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454775
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454776
MUSCA_B1_ARMCLANG_2_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454777
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454778
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454779
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454782
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454780
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454781
MUSCA_B1_GCC_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454783
MUSCA_B1_ARMCLANG_2_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454784
MUSCA_B1_GCC_2_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454785
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454786
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454787
MUSCA_B1_GCC_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454788
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454789
MUSCA_B1_GCC_1_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454790
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454791
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454792
MUSCA_B1_GCC_1_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454793
MUSCA_B1_GCC_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454794
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454795
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454796
MUSCA_B1_GCC_2_Debug_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454797
MUSCA_B1_ARMCLANG_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454798
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454799
MUSCA_B1_ARMCLANG_1_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454800
MUSCA_B1_GCC_2_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454801
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454802
MUSCA_B1_GCC_3_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454803
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454804
MUSCA_B1_GCC_1_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454805
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454806
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454807
For detailed test results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1749/artifact/test_results.c…
2 days, 14 hours
1
0
0
0
Job tf-m-nightly build 1749 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1749/
Failed Jobs: MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM_PSOFF
http://ci.trustedfirmware.org/job/tf-m-build-config/1507082/
For detailed build results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1749/artifact/build_results.…
3 days, 2 hours
1
0
0
0
Job tf-m-nightly test 1748 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1748/
Failed Jobs: MUSCA_B1_GCC_1_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454145
MUSCA_B1_ARMCLANG_1_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454146
MUSCA_B1_GCC_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454147
MUSCA_B1_ARMCLANG_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454148
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454149
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454150
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454151
MUSCA_B1_ARMCLANG_2_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454152
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454153
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454154
MUSCA_B1_GCC_1_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454155
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454156
MUSCA_B1_GCC_1_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454157
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454158
MUSCA_B1_GCC_2_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454159
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454160
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454161
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454162
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454163
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454164
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454165
MUSCA_B1_GCC_1_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454166
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454167
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454168
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454169
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454171
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454172
MUSCA_B1_ARMCLANG_3_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454173
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454174
MUSCA_B1_GCC_1_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454175
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454176
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454177
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454178
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2454179
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454180
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454181
MUSCA_B1_ARMCLANG_1_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454182
MUSCA_B1_ARMCLANG_3_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2454183
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2454184
MUSCA_B1_GCC_2_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454185
MUSCA_B1_ARMCLANG_1_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454186
MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2454187
MUSCA_B1_GCC_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2454188
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2454189
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454190
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454191
MUSCA_B1_ARMCLANG_1_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454192
MUSCA_B1_GCC_2_Debug_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2454193
For detailed test results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1748/artifact/test_results.c…
3 days, 14 hours
1
0
0
0
Job tf-m-nightly build 1748 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1748/
Failed Jobs: MUSCA_B1_GCC_1_FF_Minsizerel_BL2
http://ci.trustedfirmware.org/job/tf-m-build-config/1506538/
For detailed build results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1748/artifact/build_results.…
4 days, 2 hours
1
0
0
0
Job tf-m-nightly test 1747 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1747/
Failed Jobs: MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453457
MUSCA_B1_ARMCLANG_3_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2453458
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453459
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453460
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453461
MUSCA_B1_ARMCLANG_3_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2453462
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453463
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2453464
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2453465
MUSCA_B1_GCC_1_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453466
MUSCA_B1_ARMCLANG_3_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453467
MUSCA_B1_ARMCLANG_2_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453468
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453469
MUSCA_B1_ARMCLANG_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2453470
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453471
MUSCA_B1_ARMCLANG_1_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453472
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2453475
MUSCA_B1_GCC_2_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2453476
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Release_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453473
MUSCA_B1_ARMCLANG_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453474
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453477
MUSCA_B1_GCC_1_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453478
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2453479
MUSCA_B1_GCC_1_Minsizerel_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453480
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453481
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453482
MUSCA_B1_GCC_2_Debug_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453483
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453484
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453485
MUSCA_B1_ARMCLANG_1_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2453486
MUSCA_B1_GCC_1_Release_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453487
MUSCA_B1_GCC_2_Minsizerel_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2453488
MUSCA_B1_GCC_3_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453489
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453490
MUSCA_B1_ARMCLANG_1_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453491
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453492
MUSCA_B1_GCC_3_RegBL2_RegS_RegNS_Debug_BL2
https://tf.validation.linaro.org/scheduler/job/2453495
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453496
MUSCA_B1_ARMCLANG_1_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453493
MUSCA_B1_GCC_2_RegBL2_RegS_RegNS_Minsizerel_BL2
https://tf.validation.linaro.org/scheduler/job/2453494
MUSCA_B1_GCC_1_Minsizerel_BL2_MEDIUM-AROT-LESS
https://tf.validation.linaro.org/scheduler/job/2453499
MUSCA_B1_ARMCLANG_1_Debug_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453497
MUSCA_B1_ARMCLANG_1_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2453498
MUSCA_B1_ARMCLANG_2_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM
https://tf.validation.linaro.org/scheduler/job/2453500
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Release_BL2
https://tf.validation.linaro.org/scheduler/job/2453502
MUSCA_B1_GCC_2_Minsizerel_BL2_MEDIUM_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453503
MUSCA_B1_GCC_1_Minsizerel_BL2_IPC
https://tf.validation.linaro.org/scheduler/job/2453504
MUSCA_B1_GCC_1_RegBL2_RegS_RegNS_Debug_BL2_MEDIUM-AROT-LESS_PSOFF
https://tf.validation.linaro.org/scheduler/job/2453501
For detailed test results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1747/artifact/test_results.c…
4 days, 14 hours
1
0
0
0
Job tf-m-nightly build 1747 fail
by ci_notify@trustedfirmware.org
Check console output at
http://ci.trustedfirmware.org/job/tf-m-nightly/1747/
Failed Jobs: CS300_FVP_GCC_1_RegBL2_RegS_RegNS_Release_BL2_FPON
http://ci.trustedfirmware.org/job/tf-m-build-config/1505560/
MUSCA_B1_GCC_2_Release_BL2
http://ci.trustedfirmware.org/job/tf-m-build-config/1505729/
AN521_GCC_3_Debug_BL2_LARGE
http://ci.trustedfirmware.org/job/tf-m-build-config/1505280/
For detailed build results please refer to
http://ci.trustedfirmware.org/job/tf-m-nightly/1747/artifact/build_results.…
5 days, 2 hours
1
0
0
0
← Newer
1
2
3
Older →
Jump to page:
1
2
3
Results per page:
10
25
50
100
200